当前位置:首页 > 技术前沿
4位专家将在IWLPC上举办半导体封装专题研讨会
点击:10880来源: fbe-china.com作者:EM Asia China
时间:2019-10-23 13:24:12

Four experts in integrated circuit packaging will offer half-day workshops at the International Wafer-Level Packaging Conference (IWLPC) on November 1, the kickoff day for the conference. Workshops include The Reliability of Wafer-Level CSP, headed by Dr. John H. Lau; Development, Deployment and Accelerating 3D Wafer-Level CSP, instructed by Dr. Daniel F. Baldwin; 3D Packaging Applications, Requirements, Infrastructure, and Technologies, with Lee Smith; and After the Wafer: An Overview of Post-Wafer-Level Packaging Support Infrastructure led by Joseph C. Fjelstad. Dr. Lau is the author or co-author of several books on semiconductor packaging, including Chip Scale Packages, Electronic Packaging, and Low Cost Flip Chip Technologies. He earned a doctorate in theoretical and applied mechanics from the University of Illinois and currently serves with Agilent Technologies. Dr. Baldwin is an associate professor of mechanical engineering at Georgia Techrsquo;s Packaging Research Center and the founder of Engent Inc., a company specializing in enabling process technologies and manufacturing services in electronics, optoelectronics and MEMS. He received a doctorate in mechanical engineering from MIT. Lee Smith of Amkor Technology Inc. is a recognized industry expert in semiconductor packaging, with more than 25 years of cross-market experience. Over the past 10 years he has been directly involved in 3D packaging at Amkor, Tessera and Texas Instruments. While at TI, he was chartered with defining, developing and deploying package-on-package technology. Joe Fjelstad is one of the industryrsquo;s most prolific authors and lecturers on emerging IC packaging technologies, chip-scale packages and flexible circuits. He is the author or co-author of several books on packaging including Chip Scale Packaging for Modern Electronics and An Engineerrsquo;s Guide to Flexible Circuit Technology. He is also the founder of Silicon Pipe Inc. and was Tesserarsquo;s first corporate Fellow. The IWLPC, co-presented by Chip Scale Review and the SMTA, will take place November 1-3 at the Wyndham Hotel in San Jose. The two days following the workshops will be devoted to technical presentations, panels and exhibits by industry vendors. More information and online registration is available at www.smta.org/iwlpc.

> 相关阅读:
> 评论留言:
联系地址:北京丰台区广安路9号国投财富广场4号楼3A19
企业邮箱:tiger.lin@fbe-china.com
©2019 版权所有©北京中福必易网络科技有限公司 
热线电话:+(86)010 63308519